This means that a total variation plus noise of less than AE 1=2I b may be tolerated.
Implementation: Although there are many techniques to realise MVL circuits [2, 3] , the current-mode CMOS implementation is preferred in this work, because of the advantages mentioned previously [4] . The building blocks of any MVL gate or function are mostly based on primitives, such as current mirrors and truncated difference circuits.
The secondary blocks such as literal and threshold circuit may be constructed using the primitives [4] , or these circuits may be implemented by simpler special circuits as shown in Fig. 1 . Min, max gates and other more sophisticated circuits may be constructed using primitives and secondary blocks [5] . Logic level restoration: Basically, the level restoration sets the current levels to the predefined logic levels, i.e. it performs the operation given in (1) . In an r-valued logic, the conversion requires r-1 threshold detectors [6] , and necessary binary decoding circuits. Despite some binary-logic associated level restoration schemes proposed in [7] and [6] , the topologies assume lower radices, such as maximum 4.
In this Letter we propose a novel generalised restoration algorithm for current-mode MVL designs. The algorithm eliminates MVL to binary and=or current-to-voltage conversions used by other circuits and restored level is obtained directly. The circuit is based on the new threshold circuit given in Fig. 1 .
The restored value of x i , hx i i, can be generated from x i using the cyclic operator with radix r i ¼ r=2 i , using the circuit given in Fig. 2 . The total restored current level can be obtained by cascading similar stages and summing up individual restored currents.
The following quantities are used to obtain the intermediate restored levels:
The total restored current level can be established as:
hx i i ð 5Þ Results: The algorithm for r ¼ 8 is realised with 38 transistors (Fig. 3) , while 48 transistors are required for a direct binary decoding scheme with the same radix. HSPice simulation results shown in Fig. 4 indicate better transient response compared to previous schemes. Simulations are given for fully extracted circuit realisations, using Mietec's 0.7 mm HSPice level 6 parameters. The delay and power dissipation are 2.75 ns 0.25 mW, respectively. Since similar circuits may be cascaded, there is no limitation for the radice. Therefore this new circuit is very suitable for higher radix applications and is more technology independent.
Conclusion: A full-current-mode CMOS level restoration circuit, based on a feedback type threshold circuit, is presented. This circuit is very suitable for high radix MVL realisations. It is simpler than previously proposed counterparts. Simulation results show that the new circuit exhibits better transient behaviour, while the power consumption and delay are similar to previous designs.
